### **Compilers for Embedded Systems**

### Integrated Systems of Hardware and Software

### Lecture 2

### Dr. Vasilios Kelefouras

Email: v.kelefouras@plymouth.ac.uk Website: <u>https://www.plymouth.ac.uk/staff/vasilios-kelefouras</u>

> School of Computing (University of Plymouth)

### Outline of this Lecture

- Memory Hierarchy
- Cache
- Data Locality
- Examples

## Memory Hierarchy (1)

- The memory hierarchy is the main performance bottleneck in modern computer systems as the gap between the speed of the processor and the memory continues to grow larger
  - This is also known as the Memory Wall Problem
- This problem becomes even worse in an embedded system
  - In an embedded system, memory hierarchy takes a huge portion of both the
    - chip area
    - power consumption

### Memory Hierarchy (2)



Taken from https://www.researchgate.net/publication/281805561\_MTJbased\_hybrid\_storage\_cells\_for\_normally-off\_and\_instant-on\_computing/figures?lo=1

### **Memory Wall Problem**



Take from https://slideplayer.com/slide/7075269/

### Cache memories

- 6
  - Wouldn't it be nice if we could find a balance between fast and cheap memory?
  - The solution is to add from 1, 2 or 3 levels of cache memories, which are small, fast, but expensive memories
    - The cache goes between the processor and the slower, main memory (DDR)
    - It keeps a copy of the most frequently used data from the main memory
    - Faster reads and writes to the most frequently used addresses
    - We only need to access the slower main memory for less frequently used data
  - Cache memories occupy the largest part of the chip area
  - They consume a significant amount of the total power consumption
  - Add complexity to the design
  - Cache memories are of key importance regarding performance

### Memory Hierarchy (2)

7

 Consider that CPU needs to perform a load instruction

- First it looks at L1 data cache. If the datum is there then it loads it and no other memory is accessed (L1 hit)
- If the datum is not in the L1 data cache (L1 miss), then the CPU looks at the L2 cache

 If the datum is in L2 (L2 hit) then no other memory is accessed. Otherwise (L2 miss), the CPU looks at main memory



L1 cache access time: L2 cache access time : L3 cache access time : DDR access time : 1-4 CPU cycles6-14 CPU cycles40-70 CPU cycles100-200 CPU cycles

### Cache Hits and misses

- A cache hit occurs if the cache contains the data that we're looking for. Hits are desirable, because the cache can return the data much faster than main memory
- A cache miss occurs if the cache does not contain the requested data. This
  is inefficient, since the CPU must then wait accessing the slower next level of
  memory
- There are two basic measurements of cache performance
  - The **hit rate** is the percentage of memory accesses that are handled by the cache
  - The miss rate (1 hit rate) is the percentage of accesses that must be handled by the slower lower level memory
- Typical caches have a hit rate of 95% or higher, so in fact most memory accesses will be handled by the cache and will be dramatically faster

### Data Locality (1)

- Code and data are not accessed randomly
- Locality is the tendency of a processor to access the same set of memory locations repetitively over a short period of time
  - Data locality is a key to good performance on all modern CPUs
- It is very difficult and time consuming to figure out what data will be the "most frequently accessed" before a program actually runs
  - However, for static programs (the control flow path is known at compile time) it can be done
    - Only by experience programmers though
  - Regarding **dynamic** programs it is impossible
- This makes it hard to know what to store into the small, precious cache memory

### Data Locality (2)

- But in practice, most programs exhibit *locality*, which the cache can take advantage of
  - The principle of temporal locality says that if a program accesses one memory address, there is a good chance that it will access the same address again
  - The principle of spatial locality says that if a program accesses one memory address, there is a good chance that it will also access other nearby addresses

### Temporal Locality in Data

- Programs often access the same variables over and over, especially within loops,
   e.g., below, sum, i and B[5] are repeatedly read/written
- Commonly-accessed variables can be kept in registers, but this is not always
  possible as there is a limited number of registers
- Sum and i variables are a) of small size, b) reused many times, and therefore it is efficient to remain in the CPU's registers
- B[k] remains unchanged during the innermost loop and therefore it is efficient to remain in a CPU register
- The whole A[] array is accessed 3 times and therefore it will remain in the cache (depending on its size)

```
sum = 0;
for (k = 0; k < 3; k++)
for (i = 0; i < N; i++)
sum = sum + A[i] + B[k];
```

### How caches take advantage of temporal locality

- Every time the processor reads from an address in main memory, a copy of that datum is also stored in the cache
  - The next time that the same address is read, the datum is read from the cache instead of accessing the slower DDR memory
  - So the first read is a little slower than before since it goes through both main memory and the cache, but subsequent reads are much faster
- This takes advantage of temporal locality commonly accessed data are stored in the faster cache memory



### Spatial Locality in Data

- Programs often access data that are stored in contiguous memory locations
  - Arrays, like A[] in the code below are always stored in memory contiguously this task is performed by the compiler



### How caches take advantage of Spatial locality

- When the CPU reads location *i* from main memory, a copy of that data is placed in the cache
- But instead of just copying the contents of location *i*, it copies several values into the cache at once (cache line)
  - If the CPU later does need to read from a location in that cache line, it can access that data from the cache and not the slower main memory, e.g., A[0] and A[3]
  - For example, instead of loading just one array element at a time, the cache actually loads four /eight array elements at once
- Again, the initial load incurs a performance penalty, but we're gambling on spatial locality and the chance that the CPU will need the extra data

Cache lines – 128 bit





# Accessing arrays – From a Hardware Perspective (1) $\ln C/C++$ , row-wise is the right way





## Accessing arrays – From a Hardware Perspective (2) In C/C++, row-wise is the right way



## Accessing arrays – From a Hardware Perspective (3) In C/C++, row-wise is the right way



### Accessing arrays – the wrong way (1)

- □ It is efficient to accesses arrays' elements in sequential order
  - Array elements are loaded into cache in blocks, e.g., A[0-3], A[4-7] etc
  - Accessing A[3] just after A[0] is a cache hit spatial locality

- Let's have a look at the next slide where the array's elements are not accessed in sequential order
- In each iteration an entire L2 and L1 cache line is loaded, which is inefficient



## Accessing arrays – the wrong way (2) column-wise





### Accessing arrays Simulation Results using Valgrind Cachegrind Column-Wise case - N=1000

ities	🖉 Text Edito	r <b>*</b>			_			Thu 09:0	02		🦁 eni र 🛃 🐠 🕛 र
Ор	en 🔻 🎛							<b>column.t</b> ~/Desktop/comp3001/r	<b>xt</b> my/Labs/cache		Save 😑 🖨 📾 🖉
		*TXT_	_File.txt	×		init_a	arrays.c	×	1	row.txt	× column.txt ×
30											
32	- Auto-a	nnotated	source: /	home/user01/D	esktop/co	0mp3001/my/Lal	bs/cach	e/init_arrays.c			
34 1	[r		Ilmr	ILmr	Dr	D1mr	DLmr	Dw	D1mw	DLmw	
35 36 -	- line 4										
37							•				#define N 1000 //arrays input size
39										· · ·	//In C, all the routines must be
40	declared										void initialize():
41										· · ·	
42				:	:		:	:			int A[N][N];
44		(									
45 1 46	2,001	( 0.04%)	0	0	0	Θ.	0	Θ.	(	9 O	int main( ) {
47											<pre>initialize();</pre>
48											
50		mean that	the prod	ram ended suc							return 0; //normally, by returning
51	2 2 2	( 0.00%)	0	0	1 ( 0.00	/. 0%) 1 ( 0.07%)	) 0	Θ	(	9 0	}
52			•	•	•	•					
54											
55 56			:	:	:		:	:			<pre>void initialize(){</pre>
57							1.000		1000000	dL1 write miss	es <sup>int i,j;</sup>
58	6,002	( 0.12%)	1 ( 0.12	%) 1 ( 0.13%)	0	0	1.000	JUUU writes	(	 9_ 0	for (i=0;i <n;i++)< td=""></n;i++)<>
60 2	2,000,000	(39.00%)	0	0	0	0	0	0		0 0 (00 05%) 62 500 (0	for (j=0;j <n;j++){< td=""></n;j++){<>
62	,000,000	(20.21%)						1,000,000	(99.00% 1,000,000	· · · · · · · · · · · · · · · · · · ·	9.10%) A[]][1]-1+],
63 64			•		•						}
65										· · ·	}
66 67			:	:	:		:	:			
68											
69 70 -	line 3	6	·	•	•		•				
71											
72 -	The follo	wing file	s chosen	for auto-anno	tation co	ould not be fo	ound:				
74		-									

....

### Accessing arrays Simulation Results using Valgrind Cachegrind Row-Wise case - N=1000

4													
ivitie	i 📝 Text	Editor	-						Thu 09:0	)2			🕏 en 🔻 🛔 🐠 🖱 👻
	Open 🔻	æ	_		_	_	_	_	<b>row.txl</b> ~/Desktop/comp3001/	my/Labs/cache			Save \Xi 🖨 🕲 😣
			TXT*	File.txt	×		ini	it_arrays.c			row.txt	×	column.txt ×
	3		·····										
	84 Ir 85			llmr	ILmr	Dr	Dimr	DLmr	DW	DImw	DLmw		
	86 li 87	ne 4											#define N 1000 //arrays input size
	8						•						//In ( all the routines must be
	decla	red .		•	There	are 16	times	s lėss m	nisses as	each dL1 (	cache line		() () () () () () () () () () () () () (
	1	:			contai	ins 16 e	leme	nts. Ke	en in mir	nd that			<pre>void initialize();</pre>
	2	:							ср III III			:	int A[N][N];
4	4		( 0 04%)		<u></u> 62,50	ĴΧTΡ=T	,000,0						int main() (
	6	,001	( 0.04%)							,			
	7 8	:						:					initialize();
_ 4	9	•											return 0. //normally by returning
	zero,	we n	mean that	the program	ended succ	cessfully.		•	•		•		ician o, //normaticy, by retaining
	51 52	2	( 0.00%)	0		1 ( 0.00%)	1 ( 0.0)	/%) 0	Θ		9 -	0 -	}
2	3	•		•			•	•					
	5												<pre>void initialize(){</pre>
	57	:						:		62500	dl 1 write n	Niccoc	int i,j;
1	i8 i9 4	.002	(0.08%)	0	0	0	0	100000	)0 writes $\frac{1}{6}$	02500		0	for (i=0:i <n:i++)< td=""></n:i++)<>
6	02,000	,000	(39.02%)	0	0	0	0	0	0	700 05° 62 50	0 (09 12%) 62 5	0	<pre>for (j=0;j<n;j++) td="" {<=""></n;j++)></pre>
6	i2	,000	(50.55%)						1,000,000	(99.05% 02,50	· •		A[1][]]-1+],
6	53 54	:					:				· ·		}
6	5 6	•											}
6	57												
6	i9	:						:					
	'0 li '1	ne 36	5							x16	times f	aster	
	2		ving file	chosen for		ation could	d not be	found:					
	4												
:	75 /bu 76 /bu	ild/g ild/g	glibc-OTsE glibc-OTsE	EL5/glibc-2. EL5/glibc-2.	27/elf//s 27/elf/dl-l	sysdeps/x86 .ookup.c	_64/dl-ma	achine.h					
•													Plain Text Tab Width: 8 T Ln 1. Col 1 T INS

### How important is cache size?

## The following code can be seen as a benchmark that experimentally finds the cache size



### Direct Mapped Cache (not used by modern processors)

- A direct-mapped cache is the simplest approach: each main memory address maps to exactly one cache block Memory
- In the following figure

   a 16-entry main memory
   and a 4-entry cache (four
   1-entry blocks) are shown
- Memory locations 0, 4, 8 and 12 all map to cache block 0
- Addresses 1, 5, 9 and 13 map to cache block 1, etc



### Direct Mapped Cache (2) (not used by modern processors)

6

7

8

9

10

11

17

13

14

15

#### 25

- One way to figure out which cache block a particular memory address Memory should go to is to use the modulo Address (remainder) operator
- Let x be block number in cache, y be block number of DDR, and n be number 2 of blocks in cache, then mapping is 4 done with the help of the equation 5

### $x = y \mod n$

For instance, with the four-block cache here, address 14 would map to cache block 2

 $14 \mod 4 = 2$ 

after division of one number by another Index 0 2

the modulo operation finds the remainder

### Modern cache memories are Associative Caches

26

• Block 12 placed in 8 block cache:



### **Further Reading**

- Samuel Williams, Andrew Waterman, and David Patterson. 2009. Roofline: an insightful visual performance model for multicore architectures. Commun. ACM 52, 4 (April 2009), 65-76. DOI=10.1145/1498765.1498785, <u>available</u> at <u>https://people.eecs.berkeley.edu/~kubitron/cs252/handouts/papers/</u><u>RooflineVyNoYellow.pdf</u>
- [for cache memories] Chapter 4 in 'Computer Organization and architecture' available at

http://home.ustc.edu.cn/~leedsong/reference books tools/Computer %20Organization%20and%20Architecture%2010th%20-%20William%20Stallings.pdf